
EE 330 Lecture 40

Digital Circuits

- The Reference Inverter
- Propagation Delay basic characterization
- Device Sizing (Inverter and multiple-input gates)

Exam Schedule


Exam 1Friday Sept 24Exam 2Friday Oct 22Exam 3Friday Nov 19FinalTues Dec 14 12:00 p.m.




As a courtesy to fellow classmates, TAs, and the instructor

Wearing of masks during lectures and in the laboratories for this course would be appreciated irrespective of vaccination status

Other MOS Logic Families



Static Power Dissipation in Static CMOS Family



When V_{OUT} is Low, $I_{D1}=0$

When V_{OUT} is High, $I_{D2}=0$

Thus, P_{STATIC}=0

This is a key property of the static CMOS Logic Family and is the major reason Static CMOS Logic is so dominant

It can be shown that this zero static power dissipation property can be preserved if the PUN is comprised of p-channel devices, the PDN is comprised of n-channel devices and they are never both driven into the conducting states at the same time

Compound Gate in CMOS Process


Propagation Delay in Static CMOS Family

Defn: The Propagation Delay of a gate is defined to be the sum of t_{HL} and t_{LH} , that is, $t_{PROP}=t_{HL}+t_{LH}$

$$\mathsf{t}_{\mathsf{PROP}} = \mathsf{t}_{\mathsf{HL}} + \mathsf{t}_{\mathsf{LH}} \cong \mathsf{C}_{\mathsf{L}} (\mathsf{R}_{\mathsf{PU}} + \mathsf{R}_{\mathsf{PD}})$$

Propagation delay represents a fundamental limit on the speed a gate can be clocked


For basic two-inverter cascade in static CMOS logic



In typical process with minimum-sized M_1 and M_2 :

 $t_{PROP} = t_{HL} + t_{LH} \cong 20 p \sec \theta$

Propagation Delay in Static CMOS Family



Propagation through k levels of logic

$$t_{\text{HL}} \cong t_{\text{HLk}} + t_{\text{LH}(k-1)} + t_{\text{HL}(k-2)} + \cdots + t_{\text{XY1}}$$
$$t_{\text{LH}} \cong t_{\text{LHk}} + t_{\text{HL}(k-1)} + t_{\text{LH}(k-2)} + \cdots + t_{\text{YX1}}$$


where x=H and Y=L if k odd and X=L and Y=h if k even


$$t_{PROP} = \sum_{i=1}^{k} t_{PROPk}$$

Will return to propagation delay after we discuss device sizing

Question: Why is $|V_{Tp}| \approx V_{Tn} \approx V_{DD}/5$ in many processes ?

Device Sizing





Strategies?

Degrees of Freedom?

Vout

M_{1k}

Will consider the inverter first


Review from last lecture Device Sizing

• Since not ratio logic, V_H and V_L are independent of device sizes for this inverter

• With $L_1 = L_2 = L_{min}$, there are 2 degrees of freedom (W_1 and W_2)

Sizing Strategies


- Minimum Size
- Fixed V_{TRIP}
- Equal rise-fall times (equal worst-case rise and fall times)
- Minimum power dissipation
- Minimum time required to drive a given load
- Minimum input capacitance



Review from last lecture Device Sizing

Assume V_{Tn} =0.2 V_{DD} , V_{Tp} =-0.2 V_{DD} , μ_n/μ_p =3, L_1 = L_2 = L_{min}

Sizing Strategy Summary



 For a fixed load C_L, the minimum-sized structure has a higher t_{PROP} but if the load is another inverter, C_L will also change so the speed improvements become less apparent
 This will be investigated later


Digital Circuit Design

- **Hierarchical Design**
- **Basic Logic Gates**
 - **Properties of Logic Families**
 - Characterization of CMOS Inverter
- Static CMOS Logic Gates
 - Ratio Logic
 - **Propagation Delay**
 - Simple analytical models
 - FI/OD •
 - Logical Effort
 - Elmore Delay
 - Sizing of Gates
 - The Reference Inverter

- Propagation Delay with Multiple Levels of Logic
 - Optimal driving of Large **Capacitive Loads**
 - Power Dissipation in Logic Circuits
 - Other Logic Styles
 - Array Logic
 - **Ring Oscillators**


done partial

Reference Inverter



- Have sized the reference inverter with $L_n = L_p = L_{MIN}$, $W_n = W_{MIN}$, $W_p/W_n = \mu_n/\mu_p$
- In standard processes, provides $V_{TRIP} \approx V_{DD}/2$ and $t_{HL} \approx t_{LH}$
- Any other sizing strategy could have been used for the reference inverter but this is most convenient

Reference Inverter



$$\mu_n/\mu_p=3$$


$$L_n=L_p=L_{MIN}$$

$$W_n=W_{MIN}$$

$$W_p=3W_n$$

$$C_{L1} = C_{REF} = 4C_{OX}W_{MIN}L_{MIN}$$
$$t_{REF} = t_{PROPREF} = t_{HLREF} + t_{LHREF} = 2R_{PDREF}C_{REF}$$

Reference Inverter



Summary: parameters defined from reference inverter:


$$C_{\text{REF}} = 4C_{\text{OX}}W_{\text{MIN}}L_{\text{MIN}}$$

$$R_{\text{PDREF}} = \frac{L_{\text{MIN}}}{\mu_{n}C_{\text{OX}}W_{\text{MIN}}(V_{\text{DD}}-V_{\text{Tn}})}$$

$$C_{\text{REF}} = 4C_{\text{OX}}W_{\text{MIN}}L_{\text{MIN}}$$

$$t_{\text{PROP}} = t_{\text{REF}} = 2R_{\text{PDREF}}C_{\text{REF}}$$

The Reference Inverter



R_{PDREF}=R_{PUREF}

$$\mathsf{R}_{\mathsf{PDREF}} = \frac{\mathsf{L}_{\mathsf{MIN}}}{\mathsf{\mu}_{\mathsf{n}} \mathsf{C}_{\mathsf{OX}} \mathsf{W}_{\mathsf{MIN}} \left(\mathsf{V}_{\mathsf{DD}} - \mathsf{V}_{\mathsf{Tn}}\right)} \stackrel{V_{\mathcal{I}_{n}} = .2V_{DD}}{=} \frac{\mathsf{L}_{\mathsf{MIN}}}{\mathsf{\mu}_{\mathsf{n}} \mathsf{C}_{\mathsf{OX}} \mathsf{W}_{\mathsf{MIN}} \left(0.8\mathsf{V}_{\mathsf{DD}}\right)}$$

 $\mathbf{C}_{\mathsf{REF}} = \mathbf{C}_{\mathsf{IN}} = \mathbf{4}\mathbf{C}_{\mathsf{OX}}\mathbf{W}_{\mathsf{MIN}}\mathbf{L}_{\mathsf{MIN}}$

$$\mathbf{t}_{\mathsf{HLREF}} = \mathbf{t}_{\mathsf{LHREF}} = \mathbf{R}_{\mathsf{PDREF}} \mathbf{C}_{\mathsf{REF}}$$

 $t_{PROP} = t_{REF}$

$$\mathbf{t}_{\mathsf{REF}} = \mathbf{t}_{\mathsf{HLREF}} + \mathbf{t}_{\mathsf{LHREF}} = 2\mathbf{R}_{\mathsf{PDREF}}\mathbf{C}_{\mathsf{REF}}$$

(Note: This C_{OX} is somewhat larger than that in the 0.5u ON process)


(Note: The reference inverter would have device dimensions of M_2 set so that $t_{HL}=t_{LH}$ if mobility ratio is different than 3. This would change the value of C_{PEE} .

Digital Circuit Design

- Hierarchical Design
- Basic Logic Gates
 - Properties of Logic Families
 - Characterization of CMOS Inverter
- Static CMOS Logic Gates
 - Ratio Logic
- **Propagation Delay**
 - Simple analytical models
 - Elmore Delay
 - Sizing of Gates
 - The Reference Inverter
 - Ine Reference inversion of the reference inve

partial

- Propagation Delay with Multiple Levels of Logic
- Optimal driving of Large
 Capacitive Loads
- Power Dissipation in Logic Circuits
- Other Logic Styles
- Array Logic
- Ring Oscillators




For a fixed load C_L, the minimum-sized structure has a higher t_{PROP} but if the load is another inverter, C_L will also change so the speed improvements become less apparent
 This will be investigated later

Propagation Delay


How does the propagation delay compare for a minimum-sized strategy to that of an equal rise/fall sizing strategy?


What loading condition should be considered when addressing this question?

- Fixed load C_L ?
- Driving identical device?
- Does it make any difference?




Minimum Sized





 $t_{PROP} = t_{REF}$

The minimum-sized inverter pair



Assume $\mu_n/\mu_p=3$ $L_n = L_p = L_{MIN}, W_n = W_p = W_{MIN}$

Recall: $C_{REF} = 4C_{OX}W_{MIN}L_{MIN}$ $\mathsf{R}_{\mathsf{PDREF}} = \frac{\mathsf{L}_{\mathsf{MIN}}}{\mu_{\mathsf{n}}\mathsf{C}_{\mathsf{OX}}\mathsf{W}_{\mathsf{MIN}}(\mathsf{V}_{\mathsf{DD}} - \mathsf{V}_{\mathsf{Tm}})}$

t_{PROP_REF}=2R_{PDREF}C_{REF}

For minimum-sized inverter pair:

 $C_{I_1}=2C_{OX}W_{MIN}L_{MIN}=0.5C_{REF}$


 $R_{PD} = R_{PDRFF}$ $R_{PU} = 3R_{PD} = 3R_{PDRF}$

 $t_{PROP} = t_{HL} + t_{LH} = C_{L1}(R_{PDREF} + 3R_{PDRF}) = .5C_{REF} * 4R_{PDREF} = 2R_{PDREF}C_{REF}$

 $t_{PROP} = t_{RFF}$

Propagation Delay


How does the propagation delay compare for a minimum-sized strategy to that of an equal rise/fall sizing strategy?



Even though the t_{LH} rise time has been reduced with the equal rise/fall sizing strategy, this was done at the expense of an increase in the total load capacitance that resulted in no net change in propagation delay!


Digital Circuit Design

- **Hierarchical Design**
- **Basic Logic Gates**
 - **Properties of Logic Families**
 - Characterization of CMOS Inverter
- Static CMOS Logic Gates
 - Ratio Logic
 - **Propagation Delay**
 - Simple analytical models
 - FI/OD •
 - Logical Effort
 - Elmore Delay
 - Sizing of Gates
 - The Reference Inverter



- Propagation Delay with Multiple Levels of Logic
- Optimal driving of Large **Capacitive Loads**
- Power Dissipation in Logic Circuits
 - Other Logic Styles
 - Array Logic
 - **Ring Oscillators**

done partial



Will consider now the multiple-input gates


Will consider both minimum sizing and equal worst-case rise/fall

Will assume C_L (not shown)=C_{REF}

Will initially size so gate drive capability is same as that of ref inverter Note: worst-case has been added since fall time in NOR gates or rise time in NAND gates depends upon how many transistors are conducting


Fan In

- The Fan In (FI) to an input of a gate device, circuit or interconnect that is capacitive is the input capacitance
- Often this is normalized to some capacitance (typically C_{REF} of ref inverter).



Sizing of Multiple-Input Gates

Analysis strategy : Express delays in terms of those of reference inverter




$$C_{IN} = C_{REF} = 4C_{OX}W_{MIN}L_{MIN}$$

$$FI_{REF} = C_{REF} \quad alternately \quad FI_{REF} = \frac{C_{IN}}{C_{REF}} = 1$$

$$R_{PDREF} = R_{PUREF} = \frac{L_{MIN}}{\mu_n C_{OX}W_{MIN}(0.8V_{DD})}$$

$$t_{HLREF} = t_{LHREF} = R_{PDREF}C_{REF}$$

$$t_{REF} = t_{HLREF} + t_{LHREF} = 2R_{PDREF}C_{REF}$$



Equal Worst Case Rise/Fall (slowest and equal to that of ref inverter when driving C_{REF})

W_n=? W_p=?

Multiple Input Gates:

Fastest response $(t_{HL} \text{ or } t_{LH}) = ?$

Worst case (slowest) response (t_{PROP}, usually of most interest)?

```
Input capacitance (FI) = ?
```

Minimum Sized (assume driving a load of C_{REF})

W_n=W_{min} W_p=W_{min}

Fastest response $(t_{HL} \text{ or } t_{LH}) = ?$ Slowest response $(t_{HL} \text{ or } t_{LH}) = ?$ Worst case response $(t_{PROP}, \text{ usually of most interest})?$ Input capacitance (FI) = ?

Equal Worst Case Rise/Fall (slowest and equal to that of ref inverter when driving CREF)

Multiple Input Gates: 2-input NOR

(n-channel devices sized same, p-channel devices sized the same) Assume $L_n=L_p=Lmin$ and driving a load of C_{REF}

W_n=?


DERIVATIONS


W_p=? Input capacitance = ?

FI=?


t_{PROP}=? (worst case) W_n=W_{MIN}

 $W_{p}=6W_{MIN}$ $C_{INA}=C_{INB}=C_{OX}W_{MIN}L_{MIN}+6C_{OX}W_{MIN}L_{MIN}=7C_{OX}W_{MIN}L_{MIN}=\left(\frac{7}{4}\right)4C_{OX}W_{MIN}L_{MIN}=\left(\frac{7}{4}\right)C_{REF}$ $FI=\left(\frac{7}{4}\right)C_{REF} \quad or \quad FI=\frac{7}{4}$ $t_{PROP}=t_{REF} \quad (worst case)$





Equal Worst Case Rise/Fall (slowest and equal to that of ref inverter when driving CREF)



Equal Worst Case Rise/Fall (slowest and equal to that of ref inverter when driving CREF)

DERIVATIONS

Multiple Input Gates: 2-input NAND

Wn=?

Wp=?


Input capacitance = ?


 $W_n = 2W_{MIN}$

FI=?


t_{PROP}=?


 $W_{p}=3W_{MIN}$ $C_{INA}=C_{INB}=2C_{OX}W_{MIN}L_{MIN}+3C_{OX}W_{MIN}L_{MIN}=(5)C_{OX}W_{MIN}L_{MIN}=\left(\frac{5}{4}\right)4C_{OX}W_{MIN}L_{MIN}=\left(\frac{5}{4}\right)C_{REF}$ $FI=\left(\frac{5}{4}\right)C_{REF} \quad or \quad FI=\frac{5}{4}$ $t_{PROP}=t_{REF} \quad (worst case)$






Device Sizing Comparison of NAND and NOR Gates for Equal worst-case rise/fall






Equal Worse-Case Rise/Fall Device Sizing Strategy

-- (same as V_{TRIP}=V_{DD}/2 for worst case delay in typical process considered in example)





Equal Worst Case Rise/Fall (and equal to that of ref inverter when driving C_{REF})

Wn=? Wp=?

Multiple Input Gates:

Fastest response $(t_{HL} \text{ or } t_{LH}) = ?$


Worst case response (t_{PROP}, usually of most interest)?

```
Input capacitance (FI) = ?
```

Minimum Sized (assume driving a load of C_{REF})

Wn=Wmin Wp=Wmin


Fastest response $(t_{HL} \text{ or } t_{LH}) = ?$ Slowest response $(t_{HL} \text{ or } t_{LH}) = ?$ Worst case response $(t_{PROP}, \text{ usually of most interest})?$ Input capacitance (FI) = ?





Slowest response $(t_{HL} \text{ or } t_{HL}) = ?$

Worst case response (t_{PROP}, usually of most interest)?

Device Sizing – minimum size driving CREF








INV



k-input NAND



 $t_{\text{PROP}} = 0.5t_{\text{REF}} + \frac{3k}{2}t_{\text{REF}}$ $t_{\text{PROP}} = \left(\frac{3k+1}{2}\right)t_{\text{REF}}$

$$t_{\text{PROP}} = \frac{3}{2}t_{\text{REF}} + \frac{k}{2}t_{\text{R}}$$
$$t_{\text{PROP}} = \frac{3+k}{2}t_{\text{REF}}$$

3

 $\mathsf{FI} = \frac{\mathsf{C}_{_{\mathsf{REF}}}}{2}$

 $\boldsymbol{\mathsf{R}}_{\mathsf{PD}} = \boldsymbol{\mathsf{R}}_{\mathsf{PDREF}}$

 $\mathbf{R}_{\mathbf{PU}} = \mathbf{3R}_{\mathbf{PDREF}}$

$$\frac{1+3k^{2}}{2k}t_{REF} \leq t_{PROP} \leq \frac{3k+1}{2}t_{REF}$$

$$FI = \frac{C_{REF}}{2}$$

$$\frac{R_{PDREF}}{k} \leq R_{PD} \leq R_{PDREF}$$

$$R_{PII} = 3kR_{PDREF}$$


$$\frac{k^{2}}{2k} t_{REF} \leq t_{PROP} \leq \frac{3+k}{2} t_{REF}$$

$$FI = \frac{C_{REF}}{2}$$

$$\frac{3R_{PDREF}}{k} \leq R_{PU} \leq 3R_{PDREF}$$

$$R_{PD} = kR_{PDREF}$$

EF



 C_{IN} for N_{AND} gates is considerably smaller than for NOR gates for equal worst-case rise and fall times

 C_{IN} for minimulm-sized structures is independent of number of inputs and much smaller than C_{IN} for the equal rise/fall time case

 R_{PU} gets very large for minimum-sized NOR gate



Stay Safe and Stay Healthy !

End of Lecture 40